

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	ATTORNEY DOCKET NO. CONFIRMATION NO.	
10/622,627	07/17/2003	Michael Green	RA-307	2652	
	90 05/14/2004		EXAM	EXAMINER	
ARTHUR J. BEHIEL 6601 KOLL CENTER PARKWAY		•	NGUYEN,	NGUYEN, LINH M	
SUITE 245			ART UNIT	PAPER NUMBER	
PLEASANTON	, CA 94566		2816		
		· ·	DATE MAILED: 05/14/2004	· 	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
Offic Action Summary	10/622,627	GREEN ET AL.	N
Offic Action Summary	Examiner	Art Unit	
The MAN INC DATE And I	Linh M. Nguyen	2816	
The MAILING DATE of this communication appeared of the desired of the communication appeared on the communication appeared	ears on the cover sheet with the	correspondence addres	:s
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period with Failure to reply within the set or extended period for reply will, by statute, any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	6(a). In no event, however, may a reply be till within the statutory minimum of thirty (30) day ill apply and will expire SIX (6) MONTHS from	mely filed ys will be considered timely. the mailing date of this commu	nication.
Status		· · · · · · · · · · · · · · · · · · ·	
1) Responsive to communication(s) filed on 17 Jul	y 2003.		
2a) ☐ This action is FINAL . 2b) ☑ This a	action is non-final.		, · ·
3) Since this application is in condition for allowand	ce except for formal matters, pro	osecution as to the med	rite ie
closed in accordance with the practice under Ex	parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.	110 10
Disposition of Claims			•
,— vivial politing in the application.		•	
4a) Of the above claim(s) is/are withdrawr5) ⊠ Claim(s) <u>9-19 and 21</u> is/are allowed.	from consideration.		•
8) Claim(s) are subject to restriction and/or e	election requirement.		•
Application Papers			
9) The specification is objected to by the Examiner.			
10) The drawing(s) filed on 17 July 2003 is/are: a)	accepted or b) objected to b	y the Examiner.	
Applicant may not request that any objection to the dra	awing(s) be held in abeyance. See	37 CFR 1.85(a).	
Replacement drawing sheet(s) including the correction	is required if the drawing(s) is obje	ected to. See 37 CFR 1.1	21(d).
11)☐ The oath or declaration is objected to by the Exam	niner. Note the attached Office	Action or form PTO-15	2.
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign pr	iority under 25 LLC O C 440(-)	* ·	
a) ☐ All b) ☐ Some * c) ☐ None of:	ionty dide: 35 0.5.C. § 119(a)-	(a) or (t).	
1. Certified copies of the priority documents h	ave been received		
2. Certified copies of the priority documents h	ave been received in Application	- NI-	
3. Copies of the certified copies of the priority	documents have been reasing	n No. <u>·</u>	
application from the International Bureau (F	PCT Puls 17 2(a)	i in this National Stage	•
* See the attached detailed Office action for a list of t	the certified copies not received		
	and definited copies hot received		, ·
		2	. •
attachment(s)			
Notice of References Cited (PTO-892)			•
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary (F Paper No(s)/Mail Date	TO-413)	
Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) Notice of Informal Pat		
Paper No(s)/Mail Date	6) Other:	, p	
Patent and Trademark Office OL-326 (Rev. 1-04)			

Art Unit: 2816

DETAILED ACTION

Claims 1-21 are presented in the instant application according to the Applicants' filing on 07/17/2003.

Inventorship

1. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claim Objections/Minor Informalities

2. Claims 1 and 19 are objected to because of the following informalities:

Claim 1, line 7, change "if" to -- when—to recite positive limitation.

Claim 19, lines 8 and 10, change "if" to -- when—to recite positive limitation.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:
 - (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Art Unit: 2816

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

4. Claims 1-4, 7-8 and 20 are rejected under 35 U.S.C. 102(e) as being anticipated by Hirai (U.S. Pub. No. 2002/0180540).

With respect to claim 1, Hirai discloses, in Figure 1, a circuit and its corresponding method comprising the steps of a) determining [11] a cycle period of first clock signal [reference signal]; b) detecting [11] rising and falling edges of a second clock signal [feedback signal] during the cycle period the first clock signal; and c) designating the cycle period of the first clock signal as valid when a single rising edge of the second clock signal and a single falling edge of the second clock signal are detected during the cycle period of the first clock signal (this occurs during the lock condition).

With respect to claim 2, Hirai discloses, in Figure 1, that the first clock signal is a reference clock signal and the second clock signal is a feedback clock signal.

With respect to claim 3, Hirai discloses, in Figure 1, that the determining the cycle period of the first clock signal further comprises detecting [11] a rising edge of the first clock signal and detecting [11] an immediately following rising edge the first clock signal.

With respect to claim 4, Hirai discloses, in Figure 1, that the method further comprises the step of counting [22] a number of consecutive cycle periods of the first clock signal that are designated as valid.

Art Unit: 2816

With respect to claim 7, Hirai discloses, in Figure 1, that designating the cycle period of the first clock signal as valid further comprises detecting [11] a single rising edge of a skewed (skewed since having to propagate through components such as [12,13,14] along the feedback path) second clock signal and a single falling edge of the skewed second clock signal during a subsequent cycle period the first clock signal.

With respect to claim 8, Hirai discloses, in Figure 1, that wherein the first clock signal is a reference clock signal and the second clock signal is a skewed (skewed since having to propagate through components such as [12,13,14] along the feedback path) feedback clock signal.

With respect to claim 20, Hirai discloses, in Figure 1 and paragraph [0062], lines 14-16, a circuit comprising phase-locked loop circuit that receives a reference clock signal and generates a feedback clock signal; and means detecting [20] whether the feedback clock signal is locked to the reference clock signal, wherein the means counts [[0062], lines 14-16] falling edges of the feedback clock signal.

Allowable Subject Matter

- 5. Claims 9-19 and 21 are allowed.
- 6. Claims 5-6 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 7. The following is a statement of reasons for the indication of allowable subject matter.

 The closest prior art on record does not show or fairly suggest:

Art Unit: 2816

- a) The method further including a step of comparing a predetermined full count number to the number of consecutive cycle periods of the first clock signal that are designated as valid, and asserting a lock signal when the predetermined full count number substantially equals the number of consecutive cycle periods of the first clock signal that are designated as valid, as called for in claim 5;
- b) The method further including a step of comparing a predetermined full count number to the number of consecutive cycle periods of the first clock signal that are designated as valid; and asserting a lock signal when the number of consecutive cycle periods of the first clock signal that are designated as valid exceeds the predetermined full count number by two, as called for in claim 6;
- c) A circuit including a valid counter that receives the first clock signal and signal and outputs a lock signal, the valid cycle counter counting a number of consecutive cycle periods of the first clock signal during which the valid cycle detector has asserted the valid cycle signal, the valid cycle counter asserting the lock signal when the number of consecutive cycle periods of the first clock signal during which the valid cycle detector has asserted the valid cycle signal exceeds a predetermined number, in combination with the remaining claimed limitations, as called for in claim 9;
- d) A circuit including a lock detection circuit, the lock detection circuit counting a number of rising and falling edges of the feedback clock signal during a period of the reference clock signal, the lock detection circuit generating a valid cycle signal having a first value when exactly one rising edge and exactly one falling edge is counted and having a second value when

Art Unit: 2816

another number of rising edges and falling edges counted, in combination with the remaining claimed limitations, as called for in claim 19; and

e) A circuit including a means for outputting a lock signal when a number consecutive valid cycles of the reference clock signal exceeds a predetermined number, in combination with the remaining claimed limitations, as called for in claim 21.

Citation of Relevant Prior Art

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Prior art Jones et al. (U.S. Patent No. 6,441,691) discloses a PLL slip compensation.

Prior art Tateishi (U.S. Patent No. 5,790,613) discloses cycle slip detector and phase locked loop circuit and digital signal reproduction apparatus using the same:

Inquiry

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linh M. Nguyen whose telephone number is (571) 272-1749. The examiner can normally be reached on Alternate Mon, Tuesday - Friday from 7:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Linh M. Nguyen Examiner Art Unit 2816

LMN